This is a framework for RTL synthesis tools. It currently has extensive Verilog-2005 support and provides a basic set of synthesis algorithms for various application domains. Yosys can be adapted to ...
<li class="toctree-l1"><a class="reference internal" href="../getting-started/index.html">Getting Started</a></li> <li class="toctree-l1 current"><a class="reference ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results